#### Principles of Computer Architecture Miles Murdocca and Vincent Heuring

# Appendix B: Reduction of Digital Logic

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

### **Chapter Contents**

# B.1 Reduction of Combinational Logic and Sequential Logic B.2 Reduction of Two-Level Expressions B.3 State Reduction

# Reduction (Simplification) of Boolean Expressions

- It is usually possible to simplify the canonical SOP (or POS) forms.
- A smaller Boolean equation generally translates to a lower gate count in the target circuit.
- We cover three methods: algebraic reduction, Karnaugh map reduction, and tabular (Quine-McCluskey) reduction.

# **Reduced Majority Function Circuit**

Compared with the AND-OR circuit for the unreduced majority function, the inverter for C has been eliminated, one AND gate has been eliminated, and one AND gate has only two inputs instead of three inputs. Can the function by reduced further? How do we go about it?



Principles of Computer Architecture by M. Murdocca and V. Heuring

**B-4** 

**Appendix B: Reduction of Digital Logic** 

# The Algebraic Method

• Consider the majority function, *F*. We apply the algebraic method to reduce *F* to its minimal two-level form:

 $F = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$  $F = \overline{A}BC + A\overline{B}C + AB(\overline{C} + C)$ **Distributive Property**  $F = \overline{A}BC + A\overline{B}C + AB(1)$ **Complement Property**  $F = \overline{A}BC + A\overline{B}C + AB$ **Identity Property**  $F = \overline{A}BC + A\overline{B}C + AB + ABC$ Idempotence  $F = \overline{A}BC + AC(\overline{B} + B) + AB$ **Identity Property**  $F = \overline{A}BC + AC + AB$ Complement and Identity  $F = \overline{A}BC + AC + AB + ABC$ Idempotence F = BC(A + A) + AC + ABDistributive F = BC + AC + ABComplement and Identity

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

# **The Algebraic Method**

• This majority circuit is functionally equivalent to the previous majority circuit, but this one is in its minimal two-level form:



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

# Karnaugh Maps: Venn Diagram Representation of Majority Function

- Each distinct region in the "Universe" represents a minterm.
- This diagram can be transformed into a Karnaugh Map.





# **K-Map for Majority Function**

- Place a "1" in each cell that corresponds to that minterm.
- Cells on the outer edge of the map "wrap around"



# Adjacency Groupings for Majority Function



#### • F = BC + AC + AB

Principles of Computer Architecture by M. Murdocca and V. Heuring

# **Minimized AND-OR Majority Circuit**



- F = BC + AC + AB
- The K-map approach yields the same minimal two-level form as the algebraic approach.

Principles of Computer Architecture by M. Murdocca and V. Heuring

# K-Map Groupings

- Minimal grouping is on the left, non-minimal (but logically equivalent) grouping is on the right.
- To obtain minimal grouping, create *smallest* groups first.



Principles of Computer Architecture by M. Murdocca and V. Heuring

#### **K-Map Corners are Logically Adjacent**



### **K-Maps and Don't Cares**

 There can be more than one minimal grouping, as a result of don't cares.



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

#### **Five-Variable K-Map**

 Visualize two 4-variable K-maps stacked one on top of the other; groupings are made in three dimensional cubes.



 $F = \overline{A} \,\overline{C} \,D \,\overline{E} \,+\, \overline{A} \,\overline{B} \,\overline{D} \,\overline{E} \,+\, B \,E$ 

**Appendix B: Reduction of Digital Logic** 

## Six-Variable K-Map

 Visualize four 4-variable K-maps stacked one on top of the other; groupings are made in three dimensional cubes.



 $G = \overline{B} \,\overline{C} \,\overline{E} \,\overline{F} + \overline{A} \,B \,\overline{D} \,E$ 

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

# **3-Level Majority Circuit**

 K-Kap Reduction results in a reduced two-level circuit (that is, AND followed by OR. Inverters are not included in the two-level count). Algebraic reduction can result in multi-level circuits with even fewer logic gates and fewer inputs to the logic gates.



#### **Map-Entered Variables**

• An example of a K-map with a map-entered variable D.



F = BC + ABCD

Principles of Computer Architecture by M. Murdocca and V. Heuring

#### **Two Map-Entered Variables**

- A K-map with two map-entered variables *D* and *E*.
- $F = BC + \overline{ACD} + BE + A\overline{BCE}$



## **Truth Table with Don't Cares**

 A truth table representation of a single function with don't cares.

A	В	С	D	F
0	0	0	0	d
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	d
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	d

Principles of Computer Architecture by M. Murdocca and V. Heuring

# **Tabular (Quine-McCluskey) Reduction**

- Tabular reduction begins by grouping minterms for which F is nonzero according to the number of 1's in each minterm. Don't cares are considered to be nonzero.
- The next step forms a consensus (the logical form of a cross product) between each pair of adjacent groups for all terms that differ in only one variable.

Initial setup



(a)

After first reduction

(b)

After second reduction

A	В	С	D	
0	_	_	1	*
_	_	1	1	*
_	1	_	1	*

(c)

Principles of Computer Architecture by M. Murdocca and V. Heuring

# **Table of Choice**

- The prime implicants form a set that completely covers the function, although not necessarily minimally.
- A table of choice is used to obtain a minimal cover set.



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

# **Reduced Table of Choice**

- In a reduced table of choice, the essential prime implicants and the minterms they cover are removed, producing the *eligible set*.
- $F = \overline{A}BC + A\overline{B}C + BD + \overline{A}D$



# **Multiple Output Truth Table**

• The power of tabular reduction comes into play for multiple functions, in which minterms can be shared among the functions.

Minterm	A	В	С	$F_0 F_1 F_2$
$m_0 \ m_1 \ m_2 \ m_3 \ m_4 \ m_5$	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$m_6$ $m_7$	1	1	1	$\begin{array}{ccc} 0 & 1 & 1 \\ 1 & 1 & 1 \end{array}$

Principles of Computer Architecture by M. Murdocca and V. Heuring

# **Multiple Output Table of Choice**

```
F_0(A,B,C) = \overline{A}\overline{B}\overline{C} + BC

F_1(A,B,C) = \overline{A}C + A\overline{C} + BC

F_2(A,B,C) = B
```



Principles of Computer Architecture by M. Murdocca and V. Heuring

# **Speed and Performance**

- The speed of a digital system is governed by:
  - the propagation delay through the logic gates and
  - the propagation delay across interconnections.
- We will look at characterizing the delay for a logic gate, and a method of reducing circuit depth using function decomposition.

# **Propagation Delay for a NOT Gate**

#### • (From Hamacher et. al. 1990)



Principles of Computer Architecture by M. Murdocca and V. Heuring

# **MUX Decomposition**



 $F(ABCD) = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}CD + \overline{A}B\overline{C}D + \overline{A}BC\overline{D} + A\overline{B}\overline{C}D + ABCD$  $= (\overline{B}\overline{C} + BC)AD + (\overline{B}C + B\overline{C})\overline{A}D + (\overline{B}\overline{C} + BC)$ 

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

#### **OR-Gate Decomposition**

• Fanin affects circuit depth.



Degenerate tree

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring



Principles of Computer Architecture by M. Murdocca and V. Heuring

# **Distinguishing Tree**

#### • A next state tree for *M*<sub>0</sub>.

**B-30** 



Principles of Computer Architecture by M. Murdocca and V. Heuring



Principles of Computer Architecture by M. Murdocca and V. Heuring

#### **The State Assignment Problem**

• Two state assignments for machine  $M_2$ .



Principles of Computer Architecture by M. Murdocca and V. Heuring



Principles of Computer Architecture by M. Murdocca and V. Heuring

• Boolean equations for machine  $M_2$  using state assignment SA<sub>1</sub>.



**Appendix B: Reduction of Digital Logic** 



Principles of Computer Architecture by M. Murdocca and V. Heuring

#### **Sequence Detector State Table**

Input		X
Present state	0	1
A	<i>B</i> /0	<i>C</i> /0
В	D/0	<i>E</i> /0
С	F/0	G/0
D	D/0	E/0
E	F/0	<i>G</i> /1
F	D/0	<i>E</i> /1
G	<i>F</i> /1	<i>G</i> /0

Principles of Computer Architecture by M. Murdocca and V. Heuring

# Sequence Detector Reduced State Table

Input		X
Present state	0	1
A: A'	<i>B'</i> /0	<i>C'</i> /0
BD: B'	<i>B'</i> /0	$D'\!/\!0$
C: C'	<i>E'/</i> 0	$F'\!/0$
E:D'	<i>E'/</i> 0	<i>F'</i> /1
F: E'	<i>B'</i> /0	<i>D'</i> /1
G:F'	<i>E'</i> /1	$F'\!/0$

Principles of Computer Architecture by M. Murdocca and V. Heuring

#### **Sequence Detector State Assignment**

Input	X
Present state	0 1
$S_2S_1S_0$	$S_2 S_1 S_0 Z  S_2 S_1 S_0 Z$
A': 000	001/0 010/0
<i>B'</i> : 001	001/0 011/0
<i>C'</i> : 010	100/0 101/0
D': 011	100/0 101/1
<i>E'</i> : 100	001/0 011/1
<i>F'</i> : 101	100/1 101/0

B-38

Principles of Computer Architecture by M. Murdocca and V. Heuring

#### **Excitation Tables**

- In addition to the D flip-flop, the S-R, J-K, and T flip-flops are used as delay elements in finite state machines.
- A Master-Slave J-K flip-flop is shown below.



### **Sequence Detector K-Maps**

 K-map reduction of next state and output functions for sequence detector.



Principles of Computer Architecture by M. Murdocca and V. Heuring

 $S_1 = \overline{S_2}\overline{S_1}X + S_2\overline{S_0}X$ 



 $Z = S_2 \overline{S_0} X + S_1 S_0 X + S_2 S_0 \overline{X}$ 

© 1999 M. Murdocca and V. Heuring



Principles of Computer Architecture by M. Murdocca and V. Heuring



#### **Excitation Tables**

• Each table shows the settings that must be applied at the inputs at time t in order to change the outputs at time *t*+1.

	$Q_t$	$Q_{t+1}$	S	R
S-R	0	0	0	0
flip-flop	0	1	1	0
	1	0	0	1
	1	1	0	0
	$Q_t$	$Q_{t+1}$	J	K
J-K	$Q_t$ 0	$Q_{t+1}$	<i>J</i> 0	K d
J-K flip-flop	$Q_t$ 0 0	$\begin{array}{c} Q_{t+1} \\ 0 \\ 1 \end{array}$	<i>J</i> 0 1	K d d
J-K flip-flop	$Q_t$ 0 0 1	$Q_{t+1}$ $0$ $1$ $0$	J 0 1 d	K d d 1
J-K flip-flop	$\begin{array}{c} \mathcal{Q}_t \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	$\begin{array}{c} Q_{t+1} \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{array}$	J 0 1 d d	<i>K d d</i> 1 0

	$Q_t$	$Q_{t+1}$	D
D flip-flop	0 0 1 1	0 1 0 1	0 1 0 1

	$Q_t$	$Q_{t+1}$	Т
T flip-flop	0 0 1	0 1 0	0 1 1
	1	1	0



#### **Serial Adder Next-State Functions**

 Truth table showing next-state functions for a serial adder for D, S-R, T, and J-K flip-flops. Shaded functions are used in the example.

	Р	resent State		(Set)	(Reset)	)			
X	Y	$S_t$	D	S	R	Т	J	K	Ζ
0	0	0	0	0	0	0	0	d	0
0	0	1	0	0	1	1	d	1	1
0	1	0	0	0	0	0	0	d	1
0	1	1	1	0	0	0	d	0	0
1	0	0	0	0	0	0	0	d	1
1	0	1	1	0	0	0	d	0	0
1	1	0	1	1	0	1	1	d	0
1	1	1	1	0	0	0	d	0	1

Principles of Computer Architecture by M. Murdocca and V. Heuring

**Appendix B: Reduction of Digital Logic** 

### **J-K Flip-Flop Serial Adder Circuit**



Principles of Computer Architecture by M. Murdocca and V. Heuring

# **D Flip-Flop Serial Adder Circuit**



#### **Majority Finite State Machine**



Principles of Computer Architecture by M. Murdocca and V. Heuring

# Majority FSM State Table

 (a) State table for majority FSM; (b) partitioning; (c) reduced state table.



# **Majority FSM State Assignment**

 (a) State assignment for reduced majority FSM using D flip-flops; and (b) using T flip-flops.

Input		X
P.S.	0	1
$S_2 S_1 S_0$	$S_2S_1S_0Z$	$S_2 S_1 S_0 Z$
A': 000	001/0	010/0
<i>B'</i> : 001	011/0	100/0
<i>C'</i> : 010	100/0	101/0
<i>D'</i> : 011	000/0	000/0
<i>E'</i> : 100	000/0	000/1
<i>F'</i> : 101	000/1	000/1

Input	X
P.S.	0 1
$S_2S_1S_0$	$T_2T_1T_0Z T_2T_1T_0Z$
A : 000 B': 001	001/0 010/0
<i>C'</i> : 010	110/0 111/0
D : 011 E': 100	100/0 100/1
<i>F'</i> : 101	101/1 101/1

(a)

(b)

Principles of Computer Architecture by M. Murdocca and V. Heuring

