Simulink to Silicon

ECE 501- Project in lieu of thesis VIKAS YELAGONDANAHALLI

Summer 2007

Advisor: Dr. Don Bouldin Electrical and Computer Engineering University of Tennessee, Knoxville

Date: 07/19/07



To implement the Simulink design on an ASIC, there are several steps that need to be followed. The Xilinx Sysgen tool is used to generate a VHDL code from the Simulink Design. This code, which uses Xilinx Core Libraries has to be modified to a generic VHDL code which can be used on any platform. The Generic VHDL code is then synthesized using Synopsys Design Compiler and then implemented on an ASIC using the IBM 405-S PPC core as the CPU.



The Simulink Model can be targeted onto an FPGA using the provided flowchart. Once the Simulink model is developed in Matlab, the System Generator tool generates the VHDL code equivalent of the design and targets a particular family of Xilinx FPGAs. This VHDL code is then simulated after compiling the Xilinx Libraries. If Simulator results are satisfactory, the design is synthesized using Xilinx XST or Synplify Pro, and PAR is performed on the synthesized design before implementing the design on the FPGA.

Modelsim by default does not have the Xilinx core libraries installed. These libraries, namely Unisim, Simprim and XilinxCoreLib have to compiled and mapped so that their paths are added in the modelsim.ini file. The following link provides some information about installing these libraries:

http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=15338



In the design flow of an ASIC, we take the VHDL Code along with a CPU core, like Leon or IBM 405-S PPC and perform synthesis using Synopsys Design Compiler. The JupiterXT tool by Synopsys is used for performing Placement, followed by Routing by Astro. Finally, the layout is implemented onto an ASIC.



When performing Synthesis with Synopsys DC, some of the Xilinx specific components are not synthesized as they are not recognized by Synopsys. To fix this problem, the Xilinx specific code has to be converted to a generic VHDL code which can be used by any tool. Currently, I am working on this tool to automate the process of converting Xilinx specific VHDL to Generic VHDL.



The Xilinx System Generator tool enables designers to develop DSP systems for Xilinx FPGAs. Designers can design and simulate a system using MATLAB, Simulink, and Xilinx library of bit/cycle-true models. The generated HDL design can be synthesized for implementation in Virtex Platform FPGAs and Spartan family FPGAs. As a result, designers can define an abstract representation of a system-level design and easily transform this single source code into a gate-level representation. Additionally, it provides automatic generation of a HDL testbench, which enables design verification upon implementation.



In SynplifyDSP, the implementations are synthesizable and not vendor dependent like Sysgen. But since the cost of SynplifyDSP is very high (around \$18000 compared to \$2000 for Sysgen), the idea had to be dropped.

For AccelDSP, though ASICs could be implemented from different vendors, it could not be pursued since the input file was a Matlab 'm' file, and there are no tools to convert Simulink models to Matlab 'm' files.

The Insecta project by Berkeley also uses Sysgen to convert Simulink models to synthesizable HDL and has developed a tool to convert Xilinx specific VHDL to generic VHDL. We are trying to implement the same thing but could not use the Berkeley model due to license restrictions.





The Counter Design consists of an Up/Down select, an reset pin which has been set to 0 and an enable pin which is set to 1. For the Up/Down Select, I am using a step signal which is high for 20ns and then goes low. So the counter counts from 0 to 20 before it starts to count down. The Gateway In and Gateway Out blocks are used to convert double values to fixed point values and back to double. All the blocks which needs to be synthesized have to be selected from the Xilinx blockset and these blocks will have the Xilinx symbol in them, as seen from the colored blocks in the design.



From the graph, we can see that the input step signal is high for 20ns and then goes low for 5 ns. The output is counting up for 20ns and then counts down for 5ns.



For this design, I am passing a Chirp signal as an input to an FIR Equiripple Filter where the filter parameters are specified by the FDATool. The output spectrum is viewed through a Hamming window. We can change the options of the Spectrum Scope for viewing through different windows.

FDAT	loc	
Elie I	k Parameterse EDATaol dt. genjas Tagost Wei Worker Ueb ローロン・ローロン・ローロン・ローロン・ローロン・ローロン・ローロン・ローロン	
	Current Filter Intermediane Structure: Direct-Form FR Structure: Direct-Form FR	
स्त ख स्र	Response Type Plan Order Compases Specify order: Presency Specifications Compases Specify order: Presencey Specifications Magnitude Specifications Compases Specify order: Presencey Specifications Unit: Sec. Magnitude Specifications Compases Control Control Presencey Specifications Unit: Sec. Magnitude Magnitude Unit: Sec. Apass: I Apass: I Apass: I Vintersening Pointerworth Apass: I Vintersening Pointerworth Pointerworth Pointerworth Pointerworth Pointerworth Pointerworth Pointerworth C	
Ready	_ Design Filter	

The FDATool allows to design a filter using desired parameters. We can choose between the various options provided and design the filter. Once we do that, the Magnitude response graph on the FDATool is updated and displays the response of the designed filter.



The System Generator Block
System Generator: counter
-Xilinx System Generator
≥ HDL Netlist Settings Part : > > Viritex2P xx2vx30-7f1896
Target Directory : Aup_down_counter Browse
Synthesis Tool : Hardware Description Language : XST VHDL
FPGA, Clock Period (ns): Clock Pin Location : 100
Create Testbench Import as Configurable Subsyst Override with Doubles : According to Block Settings
Simulink System Period (sec) : 1

The System Generator block is used to generate the HDL code for the Simulink design. In this block, we specify the family of FPGAs to be targeted, the target directory, the Synthesis tool to be used (Can be XST, Synplify Pro or Leonardo Spectrum) and the HDL. It also creates a testbench by selecting the option. Once we make the selections and hit the generate button, the VHDL files are generated.











All the Xilinx specific components which are in the Xilinx VHDL code are present in these 2 libraries. So, by scanning and copying the component entities into another file, we can compile that VHDL file which uses only standard libraries. And by adding that VHDL file to the synthesizing list, we can eliminate the use of the library and in that way, the code will be generic.



In the manual process, I am taking the Library source file and copying the entity whose component is instantiated in the main code into a different VHDL file. In the counter example which I am using, there are some components which belong the Unisim library, like FDRE and FDE which are D Flip Flops with and without reset respectively. I copied these entities onto a different file and compiled that file and added it to the synthesis list. This resulted in a change in the synthesis result and it was able to recognize and process these components.



From the figure, we can see that, on performing synthesis, the Design Compiler could not find the design FDRE and FDE which belong to the Unisim library. Though this appears as a warning message, it can cause potential problems at later stages.



The warning message about 2 unresolved references refer to the FDRE and FDE components.



After performing manual conversion, we can see that the FDRE and FDE components were processed without any warning messages.



We are also not getting any warning messages about unresolved references in the end. This code is therefore generic compared to using the Xilinx core libraries.



The PHP script *parsefile.php* contains a function which opens an SQLITE database, executes the query and returns the result as a hash array which is a key-value pair. This hash array is looped through and all keys are stored in one array and its equivalent values in another array. So if the 1st component of the 1st array is a certain Xilinx component name, the 1st component of the 2nd array will be its equivalent generic component name.

Once the names are retrieved and stored in arrays, the "**fopen**" function of PHP can be used to open a file. We can either open the file in read mode and replace the components are store in a new file which is in write mode, or we can open a file in read + write mode. The "**preg_replace**" function can be used to replace the Xilinx component names with the generic names and "**fclose**" closes the file after all names are replaced.

As we discover more Xilinx components in the future, we can just add them to the database and the SQL query fetches them to the arrays. This avoids manually adding the names to the arrays. A User Interface can be created to insert the names to the database and replace the components.



ACID stands for atomic, consistent, isolated, and durable. A good Database Management System must be ACID compliant.

An **atomic transaction** is a series of database operations which either *all* occur, or *all* do not occur ("fail", although failure is not considered catastrophic). A guarantee of atomicity prevents updates to the database occurring only partially, which can cause greater problems than rejecting the whole series outright.

A **consistent** transaction is one that does not violate any integrity constraints during its execution. If a transaction leaves the database in an illegal state, it is aborted and an error is reported.

Isolation refers to the ability of the application to make operations in a transaction appear isolated from all other operations. This means that no operation outside the transaction can ever see the data in an intermediate state.

Durability property guarantees that transactions that are successfully committed will survive permanently and will not be undone by system failure.

SQLITE can be used for supporting terabyte-sized databases and gigabyte-sized strings and blobs but cannot be used when lot of concurrent write transactions can occur as entire database is locked for a transaction.



These are included in a function called get_names. The function code is provided below:

```
function get_names() {
```

```
// Retrieve the Generic Component Information based on the Xilinx name generated
// Open the database
$db=sqlite_open("xilinxcomponentdb", &$errmsg);
if (!$db) {
    echo("Coudn't connect to database <br />");
    echo $errmsg;
    }
// The SQL query fetches all components. This query can be changed //for specifically
fetching other components using a WHERE clause.
    $query = "SELECT * FROM xilinxcomponent d";
    $result = sqlite_query($db,$query);
```

```
if (!$result) {
        echo "Error with Query! <br />";
        echo "$query <br />";
        echo sqlite_error_string(sqlite_last_error($db));
        }
    $output = sqlite_fetch_all($result, SQLITE_ASSOC);
    return $output;
```

Some of the functions used in the script for fileoperations

- ▶ \$fh = fopen("fir_files.vhd", "r") → Opens the file fir_files.vhd in read mode.
- Sline= fgets(\$fh) → Used in a loop, parses the line and stores in a variable.
- \$line1 = preg_replace(\$orignames, \$genericnames, \$line) → replaces names in the files present in1st array with the equivalent names from 2nd array.
- fwrite(fh1, fine1) \rightarrow write to a different file.
- → fclose(fh) → Close the file

The code of parsefile.php script starting from the function call is provided below. The function code should also be included in the main code within the php and ? tags.
//Parsefile.php parses a file, searches for a component from an array //populated from an SQLITE database and replaces it with an equivalent //component. php</td
//Call the get_names function
Urceate 2 arrays for original names and generic name
\$orignames = array(); Seenericnames = array();
foreach (Soutput as Srow) {
//Add each xilinx component to 1st array and generic component to 2nd array Sorionamestle Scrwytiviinx, name?
Sgenericnames[] = Srow['generic_name'];
echo "Xilinx Name is ". \$row['xilinx_name'] . " and Generic name is ". \$row['generic_name'] . " «br /ه": ۱
foreach (\$orignames as &\$value) {
<pre>\$value = "/".\$value."/"; }</pre>
// file open in read mode and new file in write mode Sth = fonen/"fir files vhd" "") or evit" lashe to open file!"):
shi = sopen ("finiles_new.vhd", "w") or exit("Unable to open file!"); while(!feof(\$fh))
{ Since feets(Str);
Sinite= upsis(Sin), // replace each component from 1st array with equivalent //component from 2nd array Sline1 = preg_replace(Sorgnames, Sgenericnames, Sline); fwrite(Sthi, Sline1);
} friese/Shi:
?>



The IBM PowerPC® 405-S core is a fully synthesizable implementation of the PowerPC 405 32-bit RISC CPU core employing the scalable and flexible Power ISA[™] 2.03 and optimized for embedded applications. The PowerPC 405-S core's performance, power specifications, and design attributes make it an ideal solution for emerging wired communications, storage and pervasive computing applications.



HW-1 in 652 course provides a tutorial for ASIC Development flow. The link can be found here:

http://www-

ece.engr.utk.edu/ece/bouldin_courses/private_html/652hw1/index.html

Hw-9 in 652 course provides a tutorial for floorplanning and power-planning using JupiterXT



These images have been taken by running 652 Homework 1.



Provide the second second

<section-header><list-item><list-item><list-item><list-item><list-item>

