

New Directions in Programming FPGAs for DSP

Dr. Jim Hwang Xilinx, Inc.







<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>



System Generator for DSP

- Library-based, visual data flow
- · Polymorphic operators
- Arbitrary precision fixed-point
- Bit and cycle true modeling
- Multi-rate signal processing
- Seamlessly integrated with Simulink and MATLAB
 - Type and rate propagation
 - Test bench and data analysis
- Automatic code generation
 - Synthesizable VHDL
 - IP cores

N DENHATON

- HDL test bench
- Project and constraint files



System Generator for DSP

- Library-based, visual data flow
 - Polymorphic operators
 - Arbitrary precision fixed-point
 - Bit and cycle true modeling
- Multi-rate signal processing
- Seamlessly integrated with Simulink and MATLAB
 - Type and rate propagation
 - Test bench and data analysis
- Automatic code generation
 - Synthesizable VHDLIP cores
 - HDL test bench

MANAATOR"

- Project and constraint files



















Programmatic Diagrams 📣 Mask editor :CORDI Icon Parameters Initialization Documentation Dialog variables Initialization commands see actual mdl for detailed initialization code stages pe_nbits pe_binpt pipeline_x

['CORDIC PE' int2str(i) '/' int2str(j)]);

'/' int2str(j)], 'autorouting', 'on');

delete line(cordic pe{l}, ['CORDIC PE' int2str(i-1) '/' int2str(i)].

add_block([cordic_pe(1) '/CORDIC PE1'], [cordic_pe(1) '/CORDIC PE' int2str(i)], 'ii',

int2str(i-1), 'pe_nbits', 'pe_nbits', 'pe_binpt', 'pe_binpt', 'pipeline', ['pipeline(1,' int2str(i) ')'], 'position', [150+(i-1)*125, 70, 205+(i-1)*125, 130]);

tor j=1:3
add_line(cordic_pe(1), ['CORDIC PE' int2str(i-1) '/' int2str(j)], ['CORDIC PE' int2str(i)

¥

Apply XILINX

Cancel

Help

ОK

for j=1:3

i=2:length(a) delete_block(a(i));

i= 2:stages,

🗵 Allow library block to modify its content

end

rev_stage:

Register subsystem

Find CORDIC PE

Delete the PEs

Reconstruct the PE

as dynamic

sub-blocks

subsystem

Unmask

CARATOR

ineline























































Where Is Xilinx DSP Going?

- Additional dedicated hardware functions
 - Beyond PPC 405, 18x18 multipliers, block memories, MGTs
- Increasingly sophisticated intellectual property (hard and soft) as well as reference designs for signal processing
- · Embedded processors and software as well as hardware
 - Supervisory functions and protocols
- Design methodologies will continue to support the platform

XILINX

- Component-based modeling and deployment
- Work in the language of the problem



